Single junction GaAs solar cells having an n/p polarity were grown on ptype Ge/SiGe/Si substrates for the first time. The cell performance and material properties of these n/p cells were compared with pln cells grown on ntype GelSiGelSi substrates for which scord high minority carrier hole lifetimes of 10 ns and open circuit voltages (VA greater than 980 mV (AMO) were achieved [l,2]. The initial n/p experimental results and correlations with theoretical predictions have indicated that for comparable threading dislocation densities (TDD), nlp cells have longer minority carrier diffusion lengths, but reduced minority carrier lifetimes for electrons in the p -m e GaAs base layers. This suggests that a lower TDD tolerance exists for nlp cells compared to p/n cells, which has implications for the optimization of n/p high efficiency cell designs using altemative substrates.
INTRODUCTION
The development of high efficiency Ill-V compound solar cells grown on Si substrates has received sustained interest in the photovoltaics community for more than two decades [l-4] . Ill-V/Si solar cells are attractive because they combine optimum photovoltaic materials such as InGaP. GaAs, and AlGaAs with an optimum substrate material, Si. Compared to Ge. which is currently the dominant substrate for Ill4 space photovoltaics, Si possesses far slperior substrate properties with respect to mass density, mechanical strength, thermal conductivity, cost. wafer size and availability. Unfortunately, the 4% mismatch in lattice constant between Si and GaAs can generate a high density of threading dislocations in Ill-V overlayers grown on Si, which can severely reduce GaAs material quality, minority carrier lifetimes, and ultimately sotar cell performance.
Nevertheless, many groups have recognized the potential benefits of epitaxial Ill-V/Si solar cells, and III-VISi integration in general, thus leading to invesligations of methods to control and reduce threading dislocation densities in this highly mismatched heterostructure. These groups have been successful in reducing threading dislocation densities in the Ill-V overlayers from -109-10'0 cm" for direct GaAs on Si epitaxy to -Zx106-lx10' cm.' range[4-91. In these works, the minority carrier libtimes in GaAs are 1-4 ns and open circuit voltages for p/n single junction GaAs cells are typically on the order of 900 mV or lower under AM0 conditions [8.9] . The TDD reduction methods referenced above all utilize Ill-V materials to obtain the GaAs lattice parameter; another approach is to accommodate the lattice mismatch prior to any Ill-V epitaxy.
By growth of stepgraded Sil.&ieFe,layen, up to 100% Ge, on Si substrates the lattice mismatch is addressed in a nonpolar material sptem and under growth conditions that are independent from the Ill4 solar cell growth conditions. This 'virtual Ge substrate" approach has resulted in threading dislocations as low as 8x10' cmp within relaxed GaAs overiayers [lO,ll] . A representative TEM image for a GaAs overlayer on a SiGe substrate grown by solid source molecular beam epitaxy (SSMBE) is shown in Fig. 1 .
The impact of this lower threading dislocation density and a controlled GaAdGe interface has yielded the highest minority carrier lifetimes reported to date for GaAs grown on Si, with values in excess of 10 ns being demonstrated inntype GaAs [9, 10] . A record high AM0 open circuit voltages for verified single junction cells, greater than 980 mV, has also been achieved [l,2] . In this paper, we report the first results for single junction n/p GaAs cells on p-type SiGe substrates. Since Ill4 nlp cells are attractive due to their superior radiation hardness, it is important to investigate the affect of TDDs on cell performance for this cell configuration. Although these cells were grown on substrates with a higher TDD due to the present state of ptype substrate development, the nlp cell performance characteristics were compared to previous pln results to begin investigating the possible differences in design constraints for the different polarity cells.
EXPERIMENTAL
Step graded SiGe buffers were grown by chemical vapor deposition on (001) Si wafers with a 6" off-cut toward the (1101 direction. The grading proceduresfor n-type SiGe substrates. as previously reported, provide a virtual Ge 0-7803-7471 -1/021$17.00 02002 IEEE substrate with a TDD of E10x105 cm.' [12] for pln cells.
The process ncludes a high temperature grade coupled with a chemical mechanical polish (CMP) process to unlock pinned dislocations, which is an essential step for ultimately achieving lower TDD values [l2] . To investigate the performance of nlp configuration cells, the first plype virtual Ge substrates were grown.
A Ge doping concentration of approximately 1~1 0 '~ cm" was utilized. At this early stage in process development of Einch SiGe substrates for this work, the CMP process was not used, thus resulting in a higher TDD value of -4~1 0~ cm-', as measured by etch pit density measurements. The higher TDD of ptype substrates limits the efficiency of the nlp cell; however, it provides a basis for the first experimental comparison for nlp and pln cells on Si-based substrates.
In all cases, the growth initiation procedure for GaAs on GeISiGelSi was completed by SSMBE as described in Ref. 13. The pln configuration GaAs single junction cells were grown via low pressure metal organic vapor deposition (MOCVD) at 620°C; lnosGaosP window layers and back surface fields were used. The pln cell had an emitter thickness of 0.4 pm and a base thickness of 2.0 pm. The nlp configuration single junction GaAs cells utilized Ino@ao# window layers and Al02GaoaAs back surface fields. These cells were grown via SSMBE at substrate temperatures of 490"C/600°C/620'C for the Ino5Gao#lWAlo@ao7As layers, respectively. The nlp cell utilized a 0.05 pm emilter thickness and a 3.0 pm base thickness. In both the nlp and pln cells, the base doping values were -2xIO" and the emater doping values were -4xlO" ~m -~. The cells were electrically isolated by mesa-etching and the contact layers were removed with selective-etching just prior to the antireflection coating (ARC) deposition. Front contact was made to a highly doped GaAs contact layer, AuICr was used for contact to ptype GaAs and NilGelAu was used for contact to *type GaAs; AI was used for both p-type and n-type back contacts to silicon. The anti-reflection coating deposited was 75A MgF2 I480A ZnS I 9WA MgF2. The cells discussed here range in size from 0.044 cm2 to 0.36 cm2 with metal cowage from 10% to 8%, respectively. Solar cell structures were evaluated by dark AVcV, light . ! -V under AM0 illumination, spectral response measurements.
RESULTS AND DISCUSSION

Impact of TDD on minority carrier properties
The impact of TDD on minority carrier properties in ntype material has been well documented [3, 14] . Previous work has shown a 10 ns hole lifetime in n-type (n-2~10" cm-3) GaAs on SiGe (TDD-lx106 cm-') as measured by timeresolved photoluminescence: this lifetime corresponds lo a minority carrier diffusion length for holes (LJ of 2.7 pm (given Dk7.1 cm'ls) which allows collection of minority carriers throughout the 2.0 pm base thickness of a pln cell. This diffusion length was substantiated for pln cells since consistent external quantum efficiencies for solar cells grown on GaAs, Ge, and SiGe substrates have been shown [l,'Z] . However, when ptype SiGe substrates are used with a TDD of -4x106cm~', the theoretical minority carrier diffusion length for electrons (L,) in plype GaAs indicates that collection in the base of an nlp cell should be limited. The deficiency in the external quantum efficiency in the long wavelengths for the nlp cell grown on SiGe compared lo cells grown on GaAs and Ge, as seen in Fig.  2 , clearly indicates that L, is less than the 3 pm base thickness. Estimating L. from the spectral response data using an analflical model, a minority carrier diffusion length of -1.8pm in the p-type base is predicted [15] . Using the NTT model[l4] and a maximum minority carrier diffusion length for electrons in p-type GaAs (p-2~lO'~ cm-3) and holes in n-type GaAs (n -2x10"cm.J) of 19.7 pm and 4.2pm, respectively [16] , the minority carrier diffusion length as a function of TDD was calculated and is shown in Fig. 3a . The experimental values obtained in this study for the n-type base (pln cell) and the p-type base (nlp cell) have been plotted and there is good agreement with this model. Unlike the case for a TDD of -4x1O6cm.', the electron minority carrier diffusion length for a ptype base 0-7803-747 1 -1/02/$17.00 82002 IEEE with a TDD of -1x106 cm-' results in a value of 3.5 pm, which would not limit carrier collection in the base of an nlp cell. However, while this longer diffusion length will maintain a high short circuit current density, &, due to efficient collection in the cell's base, this will not necessarily translate to optimum cell efficiency unless high minority carrier lifetimes for electrons are also obtained. Fig. 36 shows the minority carrier lifetime as a function of TDD; these values were calculated using Eq. 1 and by assuming a maximum lifetimes components, r, =50 ns and rp =25 ns. and minorit carrier diffusion coefficients, Dn=78 cm'lsand DD=7.1 cm ls [16] . (Fig. 3a) and minority carrier lifetime (Fig. 3b) for both n-type and p-type GaAs with a doping concentrations of 2x10'' cm".
Y (1)
Experimentally exlracted values for GaAs grown on SiGe substrates are included in the plok. coefficients and thus the minority carrier mobilities in solar cell materials are important design parameters when accommodating dislocated substrates.
Impact of TDD on opemcircuit voltage
The results for the pln cells on SiGe substrates have
shown record high open circuit voltages ( V , ) greater than 980 mV. In some cases, active Ge interlaces have increase V , beyond 1000 mV [2] . In this discussion. we will limit the results to verified single junction devices where Ge inactivity has been confirmed by photo-voitage measurements. Fig. 4 compares the light J-V characteristic under AM0 illumination for the pln and nlp cells on SiGe described earlier. The device performance characteristics are also given in Fig. 4 .
To Since dark JV analysis indicated an ideality factor of n=2 for both nlp and pln diodes, the depletion region recombination current, &,was used in place of the reverse saturation current density. J, in Eq. 3. J.,=0.5qniWr
Moreover, a constant value of & that is typical for high efficiency single junction GaAs cells under AM0 illumination (32 mA/cm2) was used; therefore, this plot represents an 0-7803-7471-1/02/$17.00 02002 IEEE overestimate of & because the L will be over estimated at higher TDD values where minority carrier diffusion lengths can limit collection (see Fig. 2 ). The experimental results from Fig. 4 are included in Fig. 5 . There are at least two implications from this figure. First, as has been shown in earlier work for pln cells on n-type SiGe substrates, the fact that the measured V, and diffusion length values lie on or above the theoretical dependence on TDD shows that all other performance limiting defects, such as anti-phase domains, point defect, inter-diffusion, etc. have been eliminated or suppressed to negligible levels for nlp cells on p-type SiGe substrates.
Secondly, under the assumption of this simple model, nlp configured cells appear more sensitive to TDD than pln, meaning that careful design approaches for nlp cells must be implemented to mitigate the impact of TDD in the range of 0.5 -1x106cm-'. This work is currently underway. assuming that depletion region recombination dominates the reverse saturation current density and a constant light current, L = 32 mA/cm2; thus V , is overestimated.
CONCLUSIONS
Single junction GaAs solar cells having an nlp polarity were grown on ptype GelSiGelSi substrates for the first lime. The cell performance and material properties of these nlp cells were compared with pln cells grown on ntype GelSiGelSi substrates. Given that the mobility for electrons in GaAs is fundamentally higher than that for holes, depletion region recombination is enhanced in p type material where threading dislocations are present. This suggests that a lower TDD tolerance exists for nlp cells compared to p/n cells without accounting for cell design optimization.
